


ZE8 BLOCK DIAGRAM


PCB STACK UP 6L HDI

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : BOT



Quanta Computer Inc.
PROJECT : ZE8

ZE8 Power On Sequence



BOM naming rule

Items	Function	Name	Description
1	With HDMI	HD@	
2	Without HDMI	NHD@	
3	3G Module	3G@	
4			
5			
6			


ICH9M SFF SMBUS Table

	CLK GEN	RAM	Mini Card (WLAN/WMAX)	Mini Card (3G)	G sensor
(SMB_DATA) / (SMB_CLK) (+3V_S5)	V	V	V	V	V
Power Plane	+3V	+3V	+3V	+3VSUS	+3V
MOS CKT	Stuff	Stuff	Stuff	Stuff	Stuff



EC SMBUS Table

	Battery	CPU thermal Sensor	EC EEPROM
EC775 SDATA1/SCLK1 (+3VPCU)	V		
EC775 SDATA2/SCLK2 (+3V)		V	
EC775 SDATA3/SCLK3 (+3VPCU)			V
Power Plane	+3VPCU	+3V	+3VPCU
MOS CKT	X	X	X

Clock Generator (CLK)



Celeron 743	AJSLGEVVT03
SU2300	AJSLGYNVT03
SU4100	AJSLGS4VT03
SU7300	AJSLGYVVT06



8/11 B-test : for EMI

FAN_PWM_ON

FANSIG

C244
220p50V_8


C245
220p50V_8

FAN_ON# R344 10K_4 FAN_PWM_B


(18) CPUFAN# CPUFAN#

[illegible]

Penryn SFF - Power (CPU)



Cantiga SFF - Host Bus (CLG)








Quanta Computer Inc.
PROJECT : ZE8




Size	Document Number	Rev
	Cantiga SFF (Host Bus)	1A
Date:	Tuesday, September 29, 2009	Sheet 6 of 32

Intel GSN/GSM/GS Strategies, Settings and Configuration		
Pin Name	Strap Description	Configuration
CFG2-0	FSB Frequency	000 = FSB1066 010 = FSB800 011 = FSB667 Other = Reserved
CFG4-3		Reserved
CFG5	DMI v2 Select	0 = DMI v2 1 = DMI v2.1
CFG6	ITPM Host Interface	0 = ITPM disabled 1 = ITPM enabled
CFG7	Intel Management Engine Crypto Strap	0 = Intel Management Engine Crypto TLS cipher suite with confidentiality 1 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality
CFG8		Reserved
CFG9	PCIe Graphics Lane	0 = Normal operation / Lane Numbered in Order of Lanes 1 = Disabled
CFG10	PCIe Loopback enable	0 = Disabled 1 = Enabled
CFG11		Reserved
CFG12	ALIZ	0 = Disabled 1 = L0 mode enabled 2 = L1 mode enabled
CFG13	XOR	0 = Disabled 1 = XOR mode enabled
CFG14		Reserved
CFG15		Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT enabled 1 = Dynamic ODT disabled
CFG17		Reserved
CFG18		Reserved
CFG19	DMI Lane Reversal	0 = Reverse Lanes
CFG20	Digital DisplayPort (SDVO/HDPMI) Concurrent with PCIe	0 = Digital DisplayPort / Lane Numbered in Order of Lanes 1 = Digital DisplayPort (SDVO/HDPMI) and PCIe are operating simultaneously via the PEG1 interface 2 = Digital DisplayPort (SDVO/HDPMI) or PCIe are operational 3 = Digital DisplayPort / PEG1 interface disabled 4 = No SDVO/HDPMI/PEG1 interface enabled 5 = No SDVO/HDPMI/PEG1 interface absent 6 = LFP Present, E-LFP Disabled 7 = LFP Disabled 8 = Digital display (HDPMI)/LFP device present 9 = Digital display (HDPMI)/LFP interface absent
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Present
L1_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Present 1 = LFP Disabled
D0PC_CTRLDATA	Digital Display Present	0 = Digital display (HDPMI)/LFP device present 1 = Digital display (HDPMI)/LFP interface absent




U188




Layout notice: Place the resistor within 500 mils (1.27 mm) of the (G)MCH.




<Checklist ver0.8>
If TSATN# is not used, then it must be terminated with a 56-Ω pull-up resistor to VCCP.



```
(7/7) intel check list 360543 rev 2.0 CLKREQ# need to 10K pull high to 3.3V
```



Cantiga SFF - DDRII (CLG)










Cantiga SFF - VCC/NCTF (CLG)

Ivcc internal VGA 2.4A
(Shape or 140mils)

VCC_SM(+1.5V_SUS)
DDR3(800M) : 3162.5mA
DDR3(1067M) : 4140mA


UMA 9.6A(GM45)
(Plane or shape)

VCC 2200mA





1. Route VCC_AxG_SENSE and VSS_AxG_SENSE differentially
2. VCC_AxG_SENSE PU to +VGFx_CORE_INT with 10ohm and VSS_AxG_SENSE PD with 10ohm for Intel suggest

Cantiga SFF - Power (CLG)



Cantiga SFF - GND (CLG)







Quanta Computer Inc.
PROJECT : ZE8

Size	Document Number	Rev
	Cantiga SFF (GND)	1A
Date:	Tuesday, September 29, 2009	Sheet 11 of 32


RTC CRYSTAL





RESET JUMP




ICH9M SFF - Host,SATA,HDA (CLG)



HD Audio Interface



RTC BATTERY (RTC)






South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect	This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU	
	XOR Chain Entrance	PWROK	ICH_TP3	
			0	0
			0	1
			1	0
			1	1
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1(Port 1-4)	PWROK		
			0	0
			0	1
			1	0
			1	1

ICH9M SFF - USB/PCIE/DMI (CLG)


Place TX DC blocking caps close ICH9.




South Bridge Strap Pin (2/3)

Pin Name	Strap description	Sampled	Configuration			PU/PD
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			8/28 : add pull high resistor R160 in GNT3# pin for no video issue.
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	
			0	1	SPI(Default)	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	

PCI PULL-UP



USB0C# PULL-UP





Quanta Computer Inc.

PROJECT : ZE8


Size: Document Number: ICH9M SFF (USB/PCIE/DMI)

Date: Tuesday, September 29, 2009 Sheet: 13 of 32


ICH9M SFF - PM/GPIO/SMB (CLG)




South Bridge Strap Pin (3/3)				
Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
PCBEEP	No Reboot	PWROK	0 = Default 1 = No Reboot mode	
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL T6




ICH9M SFF - Power/GND (CLG)




U19E			
B4	VSS0001	VSS107	J5
B7	VSS0002	VSS108	J10
B10	VSS0003	VSS109	M11
B13	VSS0004	VSS110	M16
B16	VSS0005	VSS111	J21
B19	VSS0006	VSS112	J25
B22	VSS0007	VSS113	J3
D2	VSS0008	VSS114	J25
D4	VSS0009	VSS115	V8
E5	VSS0010	VSS116	V2
E7	VSS0011	VSS117	V19
E13	VSS0012	VSS118	J23
E11	VSS0013	VSS119	V7
E15	VSS0014	VSS120	V4
E17	VSS0015	VSS121	W5
E19	VSS0016	VSS122	W2
E21	VSS0017	VSS123	W7
F24	VSS0018	VSS124	W15
G2	VSS0019	VSS125	W19
G2	VSS0020	VSS126	W21
G5	VSS0021	VSS127	W22
G10	VSS0022	VSS128	W23
G13	VSS0023	VSS129	V3
G16	VSS0024	VSS130	Y23
G19	VSS0025	VSS131	A11
G21	VSS0026	VSS132	A4
H10	VSS0027	VSS133	A6
H12	VSS0028	VSS134	A8
H13	VSS0029	VSS135	AA1
H18	VSS0030	VSS136	AA3
J5	VSS0031	VSS137	AA5
J10	VSS0032	VSS138	AA7
J11	VSS0033	VSS139	AA16
J11	VSS0034	VSS140	AA19
J12	VSS0035	VSS141	AA21
J13	VSS0036	VSS142	A22
J15	VSS0037	VSS143	A25
J2	VSS0038	VSS144	A3
J2	VSS0039	VSS145	A8
K6	VSS0040	VSS146	AB1
K5	VSS0041	VSS147	AB13
K10	VSS0042	VSS148	AB15
K11	VSS0043	VSS149	AC24
K11	VSS0044	VSS150	AC1
K12	VSS0045	VSS151	AC4
K15	VSS0046	VSS152	AC10
K17	VSS0047	VSS153	AC12
L5	VSS0048	VSS154	AD4
K23	VSS0049	VSS155	AD2
L17	VSS0050	VSS156	AD16
L9	VSS0051	VSS157	AD19
L10	VSS0052	VSS158	AD22
L22	VSS0053	VSS159	AE3
L17	VSS0054	VSS160	AE11
L25	VSS0055	VSS161	AE13
M2	VSS0056	VSS162	AE15
M10	VSS0057	VSS163	V17
M12	VSS0058	VSS164	V9
M13	VSS0059	VSS165	J16
M14	VSS0060	VSS166	
M17	VSS0061	VSS167	
M17	VSS0062	VSS168	
M23	VSS0063	VSS169	
N2	VSS0065		
N5	VSS0066		
N10	VSS0067		
N12	VSS0068		
N13	VSS0069		
N14	VSS0070		
N16	VSS0071		
N17	VSS0072		
N21	VSS0073		
N22	VSS0074		
N27	VSS0075		
N28	VSS0076		
N25	VSS0077		
P10	VSS0078		
P12	VSS0079		
P13	VSS0080		
P14	VSS0081		
P16	VSS0082		
P17	VSS0083		
P23	VSS0084		
R5	VSS0085		
R7	VSS0086		
R7	VSS0087		
R8	VSS0088		
R10	VSS0089		
R10	VSS0090		
R16	VSS0091		
R19	VSS0092		
R21	VSS0093		
R25	VSS0094	VSS_NCTCF01	A1
R22	VSS0095	VSS_NCTCF02	A25
R26	VSS0096	VSS_NCTCF03	AE1
T2	VSS0097	VSS_NCTCF04	AE25
T8	VSS0098		
T10	VSS0099		
T11	VSS100		
T12	VSS101		
T13	VSS102		
T15	VSS103		
T16	VSS104		
T15	VSS105		
T23	VSS106		




EC WPCE775LA0DG (KBC)



ACER ID




SPI FLASH




SPI Flash Source	P/N
Winbond W25X16AVSSIG	AKE38ZP0N01
MXIC MX25L1605DM21-12G	AKE38FP0700
EON EN25F16-100HHP	AKE38ZA0Q00
AMIC A25L016	AKE38ZN0800

GREEN ADAPTER CIRCUIT


C-test : 9/8 : no stuff green adapter circuit



POWER SWITCH



HWPG



INTERNAL KEYBOARD STRIP SET




I/O ADDRESS SETTING

	I/O Address	
BADDR1-0	Index	Data
0 0	XOR TREE TEST MODE	
0 1	CORE DEFINED	
1 0	2Eh	2Fh
1 1	164Eh	164Fh

SHBM=0: Enable shared memory with host BIOS




SM BUS PU




Quanta Computer Inc.
PROJECT : ZE8

Size	Document Number	Re
	EC WPCE775LA0DG	
Date:	Tuesday, September 29, 2009	Sheet 18 of 32

Mini Card1-WLAN/WMAX (MNC)



Mini Card2-3G(MNC)




6/23 A2 test : change PN to DG006000005 or DG006000006


9/2 C test : change PN and footprint to DFHS10FR381(change back to A1 type)

Layout : C431 and C252 place near JSIM2


Keyboard(KBC)



For EMI Reserve Caps for debug





BuleTooth (BTM)




Be careful that bluetooth module PIN 2 is GND and PIN 5 is BT_LED.


LED D/B (UIF)




Touch Pad D/B (TPD)






G SENSOR(GSR)



Card Reader/USB DB CONNECTER(MMC)/Power Connector




CRT D/B (CRT)




Charger(DCD)


DC-IN JACK



POWER JACK
dgk-2dc3003-001211-5p



Add ESU diode base on
EC FAE suggestion




Quanta Computer Inc.

PROJECT : ZE8

Size	Document Number	Rev
	CHARGER (ISL88731)	1A

Date: Tuesday, September 29, 2009 Sheet 23 of 34



pull-up resistor should be
68ohm with +1.05V

modify PIN 27 PGDIN

modify PR194 for
higher OCP=17A

DCR=3m

Total capacitor : 440 uF
ESR : 4.5mΩ
f : 333k Hz
VCORE(Peak 18A,AVG 13.5A)

OVP 15A

ESR=9m

pop PC167

modify
PR200/PR203/PR198197

modify PR208

Load-line=-4mV/A
for CULV

$t_{SW} = 16.3pF \times (R_{TON} + 6.5K)$
fsw=300KHz

VID 1.0V





Quanta Computer Inc.
PROJECT : ZE8

Size	Document Number	Rev
	VCORE(IMAX8796GTJ+)	1A
Date:	Tuesday, September 29, 2009	Sheet 25 of 34

DDR 1.5V(DCD)

27





$$TON=3.85p*RTON*Vout/(Vin-0.5)$$

$$Frequency=Vout/(Vin*TON)$$

$$TON=3.85p*1M*1/(Vin-0.5)$$

$$Frequency=1/(0.0036767)=272K$$

$$AOL1718 \text{ Rdson}=4.6m\Omega$$

$$OCP=10-0.8A$$


$$L(\text{ripple current}) \\ = (19-1.05)*1.05/(1u*272k*19) \\ \sim 3.646A$$

$$4.6m*10=RILIM*20uA$$

$$RILIM(PR61)=2.3K--- 2.43K$$

RAMP CHANGE

	743 CPU	Other CPU
PR154	4.22K (CS24223F917)	4.02K (CS24023F928)





Quanta Computer Inc.


PROJECT : ZE8


Size	Document Number	Rev
	VCCP 1.05V (RT8202A)	1A
Date:	Tuesday, September 29, 2009	Sheet 27 of 34


Discharger/1.8V(DCD)

29









POWER	Distribution
VCORE	CPU
+5VPCU	RTC, USB Connector
+5V_S5	ICH9M Power
+5V	ICH9M Power, CRT, Audio Codec, SATA HDD, Touch Pad ,HDMI
+3VPCU	RTC, LED Power, CRT, EC, ID , SPI Flash , Green Adapter
+3V_S5	ICH9M Power, CR
+3VSUS	3G
+3V	CLK_GEN Power, Thermal Sensor Power, NB Power, SB, DDRII Power, Audio Codec, LCD Power, WLAN/WMAX, 3G, Card Reader, BT, EC, LED, CRT, CAMERA
+1.5V_S5	ICH9M Power
+1.8VSUS	NB Power, DDRII SO-DIMM
+1.5V	CPU, NB, SB, AUDIO Codec, WLAN/WMAX, 3G
+SMDDR_VTERM	DDRII SO-DIMM
+SMDDR_VREF	DDRII SO-DIMM
+1.05V	CLK_GEN, CPU, NB, SB

CK505 Clock Setting Table

Differential CPU Clock

Pin Name	Pin	Net Name	Description
CPU_0	61	CLK_CPU_BCLK	Differential CPU clock
CPU_0#	60	CLK_CPU_BCLK#	
CPU_1	58	CLK_MCH_BCLK	
CPU_1#	57	CLK_MCH_BCLK#	Differential NB GS45 clock

PCI Express Clock

Pin Name	Pin	Net Name	Description
SRC0/DOT96	20	DREFCLK	96MHz DOT clock for NB GS45
SRC0#/DOT96#	21	DREFCLK#	
LCDCLK/27M	24	DREFSSCLK	
LCDCLK#/27M_SS	25	DREFSSCLK#	Clock output for NB GS45 graphic controller
SRC2	28	PECLK_SATA	Differential Serial Reference Clock for SB ICH9M SATA
SRC2#	29	PECLK_SATA#	
SRC3/CR#_C	31	PECLK_ICH	
SRC3#/CR#_D	32	PECLK_ICH#	Differential Serial Reference Clock for SB ICH9M
SRC4	34	PECLK_LAN	Differential Serial Reference Clock for on board LAN
SRC4#	35	PECLK_LAN#	
SRC6	48	PECLK_MINI2	
SRC6#	47	PECLK_MINI2#	Differential Serial Reference Clock for Mini Card 2
SRC7/CR#_F	51		No use
SRC7#/CR#_E	50	CLKREQ#_MINI2	Clock Request for Mini Card 2 (SRC6)
SRC8/CPU_ITP	54		No use
SRC8#/CPU_ITP#	53		
SRC9	37	PECLK_MINI1	
SRC9#	38	PECLK_MINI1#	Differential Serial Reference Clock for MINI CARD 1
SRC10	41	PECLK_3GPLL	Differential Serial Reference Clock for NB GS45
SRC10#	42	PECLK_3GPLL#	
SRC11/CR#_H	40	CLKREQ#_MCH	
SRC11#/CR#_G	39	CLKREQ#_MINI1	Clock Request for Mini Card 1 (SRC9)

PCI Clock

Pin Name	Pin	Net Name	Description
PCI0/CR#_A	8	CLKREQ#_SATA	Clock Request for SATA (SRC2)
PCI1/CR#_B	10	CLKREQ#_LAN	Clock Request for on board LAN (SRC4)
PCI2	11	PCLK_DEBUG	PCI clock for debug card
PCI3	12		No use
PCI4	13	PCLK_EC	PCI clock for EC
PCI5	14	PCLK_ICH	PCI clock for SB ICH9M

Other Clock

Pin Name	Pin	Net Name	Description
USB_48	17	CLK48_ICH	48MHz for SB ICH9M
		CLK48_CARD	48MHz for USB Card Reader
REF	5	CLK14_ICH	14.318MHz for SB ICH9M

Clock Request Table

CLKREQ#	MAPPING		Control
	0	1	
CR#_A	SRC0	SRC2	SATA
CR#_B	LCDCLK	SRC4	LAN
CR#_C	SRC0	SRC2	N/A
CR#_D	LCDCLK	SRC4	N/A
CR#_E		SRC6	MINI2
CR#_F		SRC8	N/A
CR#_G		SRC9	MINI1
CR#_H		SRC10	MCH



Quanta Computer Inc.

PROJECT : ZE8

Size	Document Number	Rev
	Schematic Setting	1A
Date:	Tuesday, September 29, 2009	Sheet 32 of 34

Model	REV	DATE	CHANGE LIST	NOTE
ZE8	A1A		PAGE23 :move LED touch Panel hall sensor to LAN DB PAGE20 : reserve R179 , R183 for 3G wake up function PAGE5 : Del C128,C173,C149,C171,C130,C131,C133,C169,C181,C177,C132,C175,C140,C138,C185,C154,C135,C92,C184,C106,C117,C156,C186,C153 for placing C386 in CPU BGA TOP side PAGE18 :change U14 footprint to qfn48-7x7-5-58p-0_9h PAGE23 :change CN18 PN to DFHD19MR053 PAGE23 :Add L28 and L29 for CCD and Touch screen USB signals PAGE23 :change CN18 footprint to hdmi-100042mr019m21hzz-19p-v PAGE23 :change CN19 footprint to 85204-0500x-5p-l PAGE23 :add 5V power trace to CN19 for touch screen IC PAGE19 :FAE suggest that add R352 for VCC latch up PAGE19 : FAE suggest that change C347 and C350 value from 15p to 6.8p PAGE10 : add stitching caps C149,C153 and C154 for DMI signals PAGE14 : add stitching caps C156,C169 and C171 for DMI signals PAGE20 : add C431 for SIM Card to filter power noise. PAGE20 : change U10 PN from AL001293003 to AL001293000 PAGE21 : reserve ESD protection U11 for SATA signals. PAGE23 : del +5V signal of CN19 PAGE18 : add stitching caps C432,C438 for Audio signals PAGE21 : del hole 19 PAGE22 : reserve C439, C440,C445,C446,C447,C448 for EMI PAGE23 : reserve C106 for EMI PAGE 19, 20 : del R179, R183 and 3G wake up signals of 3G wake up function PAGE19 : add D30 for WLAN_LED# connect from WALN connector to EC PAGE19 : add 3G_EC_LED# signal from EC to LED connector CN2 PAGE19 : change R233 to D31 for leakage issue. PAGE22 : del C426 due to don't need 3G_MINI_LED# singal from 3G connector to LED connector CN2 PAGE21 : add EMI bypass caps PAGE23 : HDMICKLP swap to HDMITX0P,HDMICKLN swap to HDMITX0N,HDMICKLP_C swap to HDMITX0P_C,HDMICKLN_C swap to HDMITX0N_C 6/13 : PAGE10 : change C63 and C208 value from 220u to 10u. 6/15 : PAGE18 : due to layout, add 9 GND pin for U14 6/15 : PAGE19 and 23 : add Touch_panel_HK signal for hot key on touch panel 6/16 : PAGE 23 : change R14 to C454 of CN18 for HDMI detect issue 6/18 : PAGE 23 : change CN5 PN to DFHD05MRD98 6/18 : PAGE 19 : change U14 PN to AKE38ZA0Q00	ECN Release
	B1A		6/22 : PAGE 21 : change CN17 PN to DFHS04FR269 6/22 : PAGE 24 : change PJ1 PN to DFHD08MR085 6/23 : PAGE 22 : Per Acer request, use interrupt pin of G-sensor to detect panel status_so , stuff R150, remove R151 6/25 : PAGE 19 : EC add +1.5V on power control net name to control 1.5V 6/25 : PAGE 22 : connect G-sensor interrupt signal to SB_PIRQE# 6/26 : PAGE 26 : change V-core solution to Maxim IC 6/26 : PAGE 24 : add PD20 in TEMP_MBAT signal 6/29 : PAGE 9 : change C212 from 330U to 10U for placement issue 6/30 : PAGE 16 : change DDR2 to DDR3 7/2 : PAGE 14 : LID_touch panel# change from GPIO19 to GPIO7 (SCI) 7/2 : PAGE 16 : change DDR3 connector footprint to H=5.2mm 7/6 : PAGE 18,21 : add RECOVER_BUTTON# signal in EC and CRT DB 7/7 : PAGE 18,21 : add RECOVER_LED# signal in EC and CRT DB 7/7 : PAGE 24 : add PD11 and PD12 7/7 : PAGE 25 : add PD13 7/7 : PAGE 20 : add nut on Hole 7, Hole 8 and Hole 11 7/7 : PAGE 18 : add R355 for power consumption issue Vendor suggest to place it close to EC. 7/8 : PAGE 18 : add D30 for current leakage issue of 3G_EC_LED# signal. 7/9 : PAGE 18 : add D31 to prevent current leakage of Recover_LED# signal. 7/10 : PAGE 19 : change the direction of Q21 and Q22 to prevent the current leakage 7/10 : PAGE 3 : follow vendor suggestion to change C226 from 33p to 27p 7/13 : PAGE 18 : follow vendor suggestion to change C337 and C343 from 6.8p to 15p.	

Model	REV	DATE	CHANGE LIST	NOTE
ZE8	C1A		7/23 : PAGE 20 : change CN17 footprint to usb-04w4b-4p-r-v 7/23 : PAGE 20 : add U38 re-driver IC for SATA connector 7/29 : PAGE 19 : change JSIM1 pin define to solve SIM card not detect issue 7/31 : PAGE 20 : add parade solution of SATA re-driver IC 8/4 : PAGE 20 : change footprint of U38 to qfn20-4x4-5-21p-ps8511b 8/6 : because of DMI reference to GND, so, del C60 C67 C61 C150 C166 C153 CAPS 8/6 : PAGE 20 : change Hole 18 footprint HG-C237D94P2, Hole 16 to H-C91D91N 8/10 : PAGE 19 : change JSIM1 PN to DFHS06FS017 and change footprint to simcard-sim-06lj3g-10p 8/11 : add C244 C245=220pF, add C243 =680pF,change C11= 1000pF,add C60=1000pF,change C307= 1000pF,add C363=0.1uF,change C10= 0.1uF, R113 change to BLM18BA750SN1 ferrite bead,R252, R253 = ferrite bead (BLM18PG471SN1),R190, R194 = BLM21PG331SN1 for EMI 8/12 : change JSIM1 back to A2-test P/N and footprint. 8/13 : add C246,C247=220pF, add C471=0.1uF for EMI 8/28 : page13 : add pull high resister R160 in GNT3# pin for no video issue. 8/31 : page 22 : exchange V_BLIGHT and LCDVCC pin define 9/2 : page 19 : change PN and footprint of JSIM1 back to A1 type. 9/2 : page 21 : change G-Sensor footprint to sensor-3x3-5-16p-smt for SMT solder issue. 9/8 : page 23 : change battery connector footprint to bat-btj-08fg0b-8p-l-v for SMT issue. 9/8 : change R141,R303,R199,R259,R254,R174,R201,R172,R173,R217,R261,R168,R175,R249,R150,R15 to short pad	ECN Release
	C3A		9/28 : change PU2 footprint from QFN28-5X5-5-33P to qfn28-5x5-5-33p-nb4	

www.s-manuals.com